TWR-PXS30

TOWER Board for Freescale PXS30 Microcontroller

USER GUIDE



Web Site: www.axman.com

Support: support@axman.com

CONTENTS

PURPOSE	4
REFERENCES	4
CAUTIONARY NOTES	5
TERMINOLOGY	5
FEATURES	
MEMORY MAP	7
DEVELOPMENT SUPPORT	8
OSJTAG BOOTLOADER	
JTAG HEADERNEXUS HEADER	
SYSTEM POWER	
RESET	
TIMING	
RS-485	10
SHUTDOWN MODECAN 11 CAN SELECT OPTION HEADER	
MEMORY	12
TWRPI SOCKET	13
FAULT CORRECTION & CONTROL UNIT	13
USER PERIPHERALSPOTENTIOMETERUSER LED'S	13
PUSHBUTTON SWITCHES	14
OPTION JUMPER SETTINGS	15
FDGF CONNECTOR PIN-OUT	17

Date

Rev

TABLES

Table 1: Memory Organization	7
Table 2: Memory Organization – Selected	8
Table 3: RS-485 Signal Connections	
Table 4: RS-485 Transceiver State Table	11
Table 5: CAN Transceiver Operating Modes	12
Table 6: FCCU Output Configuration	13
Table 7: User LED Connections	14
Table 8: Push Button Switch Connections	14
Table 9: Option Jumper Settings	15
Table 10: Primary Edge Connector	17
Table 11: Secondary Edge Connector	19

REVISION

Comments

September 2, 2011

A Initial Release
September 6, 2011

B Update device PN to PXS30 throughout
September 7, 2011

C Update Table 5: CAN Transceiver Operating Modes. Update Table 9
Option Jumper Settings

November 17, 2011

D Del Barrel Jack input. Add XTAL_SEL option header, Chg CAN connector, Add 0.9V VREF regulator, Del Elevator signals

PURPOSE

This document provides design and usage information for the TWR-PXS30 evaluation, development, and reference platform.

The TWR-PXS30 module provides an evaluation system for the Freescale PXS30 embedded microcontroller (MCU) family. This module may be used as a stand-alone development platform or may be used with the Freescale TOWER system. The PXS30 MCU supports advanced driver assistance providing integrated RADAR, CMOS imaging, LIDAR and ultrasonic sensors. The PXS30 also applies 3-phase motor controllers for use in hybrid electric vehicle (HEV) and industrial applications.

The PXS30 applies 2, e200z7d cores which can be operated in Decoupled Parallel Mode or Lock-Step Mode. These modes address the requirements of ISO26262 ASILD and IEC61508 SIL3 integrity levels. In Decoupled Parallel Mode, each core executes commands independently. In Lock-Step Mode, both cores execute each command simultaneously. Refer to the PXS30 Reference Manual for further details.

REFERENCES

Document	Vendor	Location
TWR-PXS30 User Guide		
TWR-PXS30 Schematic	Axiom Manufacturing	www.axman.com/support
PXS30 Reference Manual	7 / 1	
PXS30 Datasheet	Freescale Semiconductor	www.freescale.com
TWRPI Hardware Specification		
MT46H16M16 Mobile DDR Memory	Micron	www.micron.com
TJA1051 High Speed CAN Transceiver	NXP	www.nxp.com
SP485E Half-Duplex RS-485 Transceiver	Exar	www.exar.com
Installation and Operation of the OSBDM	P&E Microcomputer	www.pemicro.com

CAUTIONARY NOTES

- 1) Electrostatic Discharge (ESD) prevention measures should be used when handling this product. ESD damage is not a warranty repair item.
- 2) Axiom Manufacturing does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under patent rights or the rights of others.
- 3) EMC Information on the TWR-PXS30 board:
 - a) This product as shipped from the factory with associated power supplies and cables, has been verified to meet with requirements of CE and the FCC as a CLASS A product.
 - b) This product is designed and intended for use as a development platform for hardware or software in an educational or professional laboratory.
 - c) In a domestic environment, this product may cause radio interference in which case the user may be required to take adequate prevention measures.
 - d) Attaching additional wiring to this product or modifying the products operation from the factory default as shipped may affect its performance and cause interference with nearby electronic equipment. If such interference is detected, suitable mitigating measures should be taken.

TERMINOLOGY

This development module utilizes option select jumpers to configure default board operation. Terminology for application of the option jumpers is as follows:

Jumper – a plastic shunt that electrically connects 2 terminals

Jumper ON, IN, or installed – jumper is a plastic shunt that fits across 2 pins and the shunt is installed so that the 2 pins are connected with the shunt.

Jumper off, out, or idle – jumper or shunt is installed so that only 1 pin holds the shunt, no 2 pins are connected, or jumper is removed. It is recommended that the jumpers be placed idle by installing on 1 pin so they will not be lost.

Cut-Trace – a circuit trace connection between component pads. The circuit trace may be cut using a knife to break the default connection. To reconnect the circuit, simply install a suitably sized 0-ohm resistor or attach a wire across the pads.


Signal names followed by an asterisk (*) denote active-low signals.

FEATURES

The TWR-PXS30 is a demonstration module for the PXS30 embedded processor. The module may be used as a stand-alone development platform or may be used with the Freescale Tower system, a modular development platform which aids in rapid prototyping and tool-reuse. The PXS30 MCU supports advanced driver assistance providing integrated RADAR, CMOS imaging, LIDAR and ultrasonic sensors. The PXS30 also applies 3-phase motor controllers for use in hybrid electric vehicle (HEV) and industrial applications.

An integrated Open-Source JTAG, software tools, and examples provided with the development board make application development and debug quick and easy. All MCU signals are available on one or both edge connectors.

- PXS30 MCU, 473 BGA
 - 180MHz internal bus
 - 2 MB Code FLASH
 - 64 KB Data FLASH
 - 512 KB Internal SRAM
 - 64 Entry MMU
 - 3 ea, XBAR Modules
 - DDR DRAM Controller
 - Fault Collection and Control Unit (FCCU)
- MMA8451Q, 14 bit, Digital Accelerometer
- Integrated Open Source JTAG (OSJTAG)
- 2 ea, debug port headers for external NEXUS or JTAG cable support
- On-board +3.3V regulator
- Power input from OSJTAG, or Tower System
- Core Voltage from an on-board SMPS or external header
- Power Input Selection Jumpers
 - +3.3V Source Selection
 - +1.2V Source Selection
- Peripherals
 - 3 Push Button Switches, 2 User, 1 Reset
 - 7 LED Indicators, 4 User, 2 OSJTAG, 1 Power
 - 5K ohm POT
 - RS-485 Transceiver w/ terminal block
 - CAN Transceiver w/ terminal block
 - TWRPI socket headers for General Purpose TWRPI Module
- Option Jumpers to disconnect User Peripherals
- Connectors
 - 2 ea, 20 pos TWRPI Module Connectors
 - 2 ea, 3 pos Screw-Type Terminal Blocks
 - 1 ea, 4 pos Screw-Type Terminal block
 - 1 ea. 5 pos USB Connector, Type mini-B
 - 1 ea, 50 pos, NEXUS-5001 header
 - 1ea, 14 pos JTAG connector



Specifications:

Board Size: 3.53" x 3.18" overall

Power Input: Integrated USB OSJTAG or Tower Elevator Connectors

MEMORY MAP

Table 1 below shows the high-level memory organization for the PXS30 MCU.

Table 1: Memory Organization

Start	End	Size	Region
Address	Address	(MB)	-
0x0000_0000	0x1FFF_FFFF	512	Flash
0x2000_0000	0x3FFF_FFFF	512	EBI
0x4000_0000	0x5FFF_FFFF	512	SRAM
0x6000_0000	0x7FFF_FFFF	512	DRAM
0x8000_0000	0x9FFF_FFFF	512	Peripherals on PBRIDGE
0xA000_0000	0xBFFF_FFFF	512	Not Allocated
0xC000_0000	0xDFFF_FFFF	512	Peripherals on PBRIDGE
0xE000_0000	0xFFFF_FFFF	512	Peripherals on PBRIDGE

Table 2 below shows a partial memory map highlighting memory locations for board level peripherals applied to the TWR-PXS30. Selected areas shown below are available in both Lock-Step Mode and Decoupled Parallel Mode. Remaining internal MCU peripherals are accessible on either the Primary or Secondary Elevator connectors. Refer to the PXS30 Reference Manual for details and memory location of peripherals and memory areas not shown.

Table 2: Memory Organization – Selected

Start	Size	PCTL ⁽¹⁾	Mode	Module Name
Address	(KB)			00414
0x4000 0000	512		LS	SRAM
0X 1 000_0000	256		DP	SRAM Core_0
0x5000_0000	256		DP	SRAM Core_1
0x6000_0000	512			DRAM (2)
0xC3F9_8000	16	70	LS/DP	Multi-Port DDR DRAM Controller (MDDRC)
0xFFE0_0000	16	32	LS/DP	A2D Converter 0 (ADC_0)
0xFFE0_4000	16	33	LS/DP	A2D Converter 1 (ADC_1)
0xFFE3_8000	16	46	LS/DP	Inter-IC Bus Interface Controller 2 (I2C2)
0xFFE4_0000	16	48	LS/DP	LINFlexD_0
0xFFE4_4000	16	49	LS/DP	LINFlexD_1
0xFFF9_0000	16	4	LS/DP	DSPI_0
0xFFFC_0000	16	16	LS/DP	FlexCAN 0 (CAN0)
0xFFFD_C000	FFD_C000 16 23 —	LS	DMA Channel Multiplexer 0 (DMACHUMX_0)	
		DP	DMA Channel Multiplexer 1 (DMACHUMX_1)	
0xFFFF_C000	16	31	LS/DP	Boot Assist Module (BAM)

⁽¹⁾ Associated Mode Entry Module Peripheral Control Register

Refer to the PXS30 Reference Manual, available on the <u>Freescale</u> web site for additional details on memory organization and peripheral addressing.

DEVELOPMENT SUPPORT

Application development and debug for the target PXS30 MCU is supported through one of 3 interfaces; a 14 position JTAG connector, a 50 position NEXUS connector or an integrated OSJTAG circuit. The JTAG and NEXUS connectors are applied to support use of external development cables. Pin-out for the JTAG and NEXUS connectors follow industry standards for NEXUS and IEEE 1149.1 JTAG Test Access Port.

An integrated OSJTAG is applied to the TWR-PXS30 to simplify application development and debug. The OSJTAG provides a standard IEEE 1149.1 Test Access Port (JTAG) interface to allow quick and easy application code development and debug. The OSJTAG can also supply power to the development board. Users connect to the OSJTAG interface using a standard USB cable. The USB specification, however, limits the amount of input current available to the board to 500mA.

⁽²⁾ User must configure Multi-Port DDR DRAM Controller (MDDRC) to enable this memory space

CAUTION:

When powering the TWR-PXS30 from the USB bus, do not exceed the 500mA maximum current drain allowed by the USB specification.

Damage to the target board or host PC may result otherwise

OSJTAG Bootloader

The OSJTAG is pre-programmed with a bootloader application allowing field updates of the OSJTAG firmware (FW). The OSJTAG Bootloader is enabled by shorting the terminals of option header J12. Documentation and utilities for the OSJTAG can be downloaded from the P&E Microcomputer web site at www.pemicro.com.

JTAG Header

A 14 position, IEEE 1149.1 Test Access Port header is applied to support use of an external JTAG debug cable.

NEXUS Header

A 50 position, NEXUS Port header is applied to support use of an external NEXUS debug cable.

SYSTEM POWER

Power to the TWR-PXS30 board may be applied from the Freescale Tower System, or through the integrated OSJTAG. The TWR-PXS30 applies several voltage rails; including +5V, +3.3V, +1.8V, and +1.2V and 0.9V. Option jumpers are applied to facilitate power supply configuration. Table 9 below shows the default setting for each voltage selection header.

Available power to the TWR-PXS30 module depends on the selected source. Power from the OSJTAG is limited to 2W (+5V @ 500mA) applied across all voltage rails. Power from the TOWER system is limited to 2W and applies to all Tower modules and peripherals.

Input +5V power to the TWR-PXS30 module is accomplished using a diode OR. No user intervention is required to select the +5V input. The +3.3V rail input selection is made using a 1x3 option header at location J5. Sources include the Tower Elevator or the on-board switching power supply at U13. The +1.8V rail source can not be selected and is supplied by an on-board LDO at U14. The +1.2V input rail input selection is made using a 1x3 option header at J15. This option header selects between an on-board, MCU controlled, SMPS or an

external input header at J14. Reference voltage for the mobile-DDR bus is supplied by a dedicated 0.9V regulator at U19.

Pin-out for each power select option header can be found in Table 9 below.

RESET

RESET sources for the TWR-PXS30 include the primary Tower Elevator connector, the OSJTAG, and an on-board push-button switch. A red LED indicates when RESET is active. The PXS30 applies both POR and LVD reset circuitry to ensure guaranteed operation during low-voltage conditions.

TIMING

The PXS30 applies a 16 MHz, internal RC oscillator which is selected by default out of RESET. An external, 40 MHz crystal oscillator is applied for alternative timing control. Maximum bus frequency for this device is 180 MHz.

COMMUNICATIONS

Communications for the TWR-PXS30 module include an RS-485 transceiver and a CAN bus transceiver. A 3 position, screw terminal block supports external connections for the RS-485 port, while a 3-pos pin-header supports external connections for the CAN port.

NOTE:

On revision A, TWR-PXS30 boards, silkscreen labels for the RS-485 terminal block and the CAN terminal blocks are reversed.

RS-485

The TWR-PXS30 board applies an Exar, SP485E, half-duplex, RS-485 transceiver for serial communications. The transceiver supports communications rates to 10 Mbaud and applies enhanced ESD protection. Separate transmit enable and receive enable inputs support MCU control of communications directions. The RS-485 transceiver connects to the MCU on the LINFlexD_0 channel. MCU outputs GPIO142 and GPIO144 provide transmit enable and receive enable control respectively. MCU to RS-485 transceiver connections are shown in Table 3 below.

Table 3: RS-485 Signal Connections

	MCU		S-485	Function
		Transceiver U3		
Pin	Signal	Pin	Signal	
V20	LIN0_TXD	4	DI	Transmit Data
W20	LIN0_RXD	1	RO	Receive Data
D18	GPIO142	3	DE	Transmit Enable, Active High
A20	GPIO144	2	RE*	Receive Enable , Active Low

Shutdown Mode

The applied transceiver applies a Shutdown Mode supporting low-power operation. In Shutdown Mode, quiescent current typically drops to approximately 1 μ A. Shutdown Mode is enabled by forcing both DE and RE* to inactive states. A state table for the SP485 transceiver is shown in Table 4 below.

Table 4: RS-485 Transceiver State Table

	Transmit State Table						F	Receive State Table	
	Inputs	;		Out	puts	Inp	uts		Output
RE*	DE	DI	Line Condition	Α	В	RE*	DE	A – B	R
X	1	1	No Fault	1	0	0	0	+0.2V	1
X	1	0	No Fault	0	1	0	0	+0.2V	0
X	0	Χ	X	Z	Z	0	0	Inputs Open	1
X	1	Χ	No Fault	Z	Ζ	1	0	X	Z ⁽¹⁾

⁽¹⁾ Shutdown Mode

Refer to the Exar, SP485E for further details on use and capabilities of the applied RS-485 transceiver. The datasheet may be downloaded at www.exar.com.

CAN

The TWR-PXS30 applies an NXP, TJA1051, high-speed CAN transceiver to interface between the FlexCAN controller and the physical, two-wire CAN bus. The transceiver is designed for high-speed applications in the automotive and industrial industries. The transceiver provides differential transmit and receive capability other CAN protocol controllers. The transceiver supports Silent Mode, which disables the transmitter, releasing the CAN bus. The CAN transceiver is configured for NORMAL operation by default. A test point is applied on the transceiver S input to enable SILENT mode. Table 5 below shows the different operation modes for the on-board CAN transceiver.

Table 5: CAN Transceiver Operating Modes

MODE	Inputs		Outp	outs
	S TXD		CAN Driver	RXD
Normal	LOW	LOW	Dominate	Active (1)
INOITHAL	LOW	HIGH	Recessive	Active (1)
Silent	High	X	Recessive	Active (1)

⁽¹⁾ LOW if CAN bus is dominate. HIGH if CAN bus is recessive

Refer to the TJA1051 datasheet for further details on configuration and use of the CAN transceiver. The datasheet may be downloaded from www.nxp.com.

CAN Select Option Header

The FlexCAN_0 module is routed to CAN transceiver and to the secondary Tower Elevator connector. A 2x3 pin header at J6 routes the FlexCAN_0 module signals as needed. Option jumper settings are detailed in Table 9 below.

MEMORY

The TWR-PXS30 applies a Micron, MT46H16M16, external mobile double data rate (mDDR or LPDDR) memory. The applied memory device provides 256MB of high transfer rate storage. The applied memory is arranged as a quad-bank DRAM with 16M x 16 locations with a maximum input clock frequency of 166MHz.

NOTE:

On revision A, TWR-PXS30 boards the mobile DDR interface does not function. The board may or may not have the mDDR device installed.

The mDDR provides programmable READ and WRITE burst lengths of 2, 4, or 8 locations. An auto-precharge can be enabled to provide a self-timed row precharge, initiated at the end of the burst access. An auto-refresh mode is also provided.

Proper initialization of the MCU DRAM Controller and the target memory device is required. Refer to the Micron, MT46H16M16 datasheet for memory configuration and setup details. The memory datasheet may be downloaded from www.micron.com.

TWRPI SOCKET

The TWR-PXS30 applies a General Purpose Tower Plug-In (TWRPI) socket. The TWRPI socket consists of 2, keyed socket headers arranged to accept the majority of TWRPI modules. Refer to the Tower Plug-in (TWRPI) Specification for the Freescale Tower System, TWRPI HW Guide, for details. The TWRPI HW Guide is available at www.freescale.com.

FAULT CORRECTION & CONTROL UNIT

The PXS30 applies a Fault Collection and Control Unit (FCCU). The FCCU provides a programmable, redundant, hardware channel to collect errors and allow deterministic device behavior when a fault is detected. No CPU intervention is required for collection and control operation.

The FCCU generates 2 external signals, FCCU_F[1:0]. The TWR-PXS30 routes both signals to an XOR gate which drives a red, active low LED at D3. Pin behavior for both FCCU_Fx pins may be configured under user control; however, on the TWR-PXS30, pin behavior should be configured as shown in Table 6 below.

Table 6: FCCU Output Configuration

Condition	State	LED – RED
Normal	FCCU_F[1:0] toggle in opposite state	D3
Fault	FCCU_F[1:0] toggle in same state	D3

USER PERIPHERALS

User I/O includes 1 potentiometer, 4 push button switches, and 4 green LEDs for user I/O. The sections below describe the functionality of each user peripheral.

Potentiometer

The TWR-PXS30 applies a single-turn, 5K, ohm potentiometer (POT) to simulate analog input. The POT is connected to an analog input on the target MCU. The POT is mounted on the bottom layer to provide clearance for TWRPI expansion. An option jumper at J10 connects the POT to the MCU. Table 9 below shows the USER jumper settings.

User LED's

The TWR-PXS30 applies 4 LEDs for output indication. Installed LEDs include; 2 ea., green LEDS, and 1, dual, red/green LED. Each LED is configured for active-low operation. A series, current-limit resistor prevents excessive diode current. Each LED is connected to a GPIO output as shown in Table 7 below.

Table 7: User LED Connections

Signal Name	LED	LED Color
GPIO60	D1	Green
GPIO 98	D2	Green
GPIO48	D4-1	Red
GPIO49	D4-2	Green

Pushbutton Switches

The TWR-PXS30 applies 2 push-button switches (PBSW) connected to IRQ* inputs. Each push-button switch is configured for active-low operation with an external pull-up applied for deterministic behavior. Both PBSWs are connected to IRQ* input that may also be configured for GPIO operation. Table 8 below shows the push button switch connections.

Table 8: Push Button Switch Connections

PB Switch	MCU Signal	Function
SW1	EIRQ26*	IRQ or GPIO input
SW2	EIRQ31*	IRQ or GPIO Input
SW4	RESET_B	Reset Input

OPTION JUMPER SETTINGS

The table below shows default setting for each of the option header on the TWR-PXS30 board. The text adjacent to each image below does not appear on the board. This text is added for clarity to the table. Refer to the PXS30 Reference Manual and TWR-PXS30 Schematic for further details on use and configuration of each jumper.

The square pin for each image below indicates pin 1.

Table 9: Option Jumper Settings

Option Jumper	Default Setting	Comments
J3 / J4	FAB ABS0 ABS2	Alternate Boot Mode Select: Use to configure boot mode. Single chip mode setting shown
J5	ELEV U13	3V3_SYS Select: Select source for +3.3V rail. On-board regulators setting shown.
J6	TB3	CAN Select: Select CAN output termination. TB3 setting shown.
J7		RST_SUP* Select Select source of RST_SUP* input. GND setting shown.
J12		OSJTAG Bootloader Enable Enables OSJTAG Bootloader.

J14	•	External +1.2V Input Auxiliary VDD_COR_1V2 input. Not jumper applied.
J15		VDD_COR_1V2 Input Select Selects source of +1.2V core input voltage. SMPS input setting shown
J16	ELEV OSJTA P1	Input Power Select OSJTAG provides input power by default
J17		VREG_INT_ENABLE Internal Core Voltage regulator enabled by default
J19		XTAL Select Select on-board, 40MHz crystal by default

EDGE CONNECTOR PIN-OUT

The TWR-PXS30 board connects to the Freescale Tower System using the 2 PCIe Edge Connectors. Following the PCIe specification, the Bx signals are located on the top of the board and the Ax signals are located on bottom. Pin B1 for the primary and secondary connectors are at opposite corners of the board. Table 10 and Table 11 below show the pin-out the primary and secondary edge connectors. Pin positions with no signal name shown are not connected.

Table 10: Primary Edge Connector

Pri_B01	5.0V Power	Pri_A01	5.0V Power
Pri_B02	Ground	Pri_A02	Ground
Pri_B03		Pri_A03	
Pri_B04	Elevator Power Sense	Pri_A04	
Pri_B05	Ground	Pri_A05	Ground
Pri_B06	Ground	Pri_A06	Ground
Pri_B07	DSPI2_SCK	Pri_A07	I2C_SCL
Pri_B08	DSPI2_CS1*	Pri_A08	I2C_SDA
Pri_B09	DSPI2_CS0*	Pri_A09	GPIO57
Pri_B10	DSPI2_SOUT	Pri_A10	GPIO56
Pri_B11	DSPI2_SIN	Pri_A11	GPIO55
		KEY	
Pri_B12	FEC_COL	Pri_A12	FEC_CRS
Pri_B13	FEC_RX_ER	Pri_A13	FEC_MDC
Pri_B14	FEC_TX_CLK	Pri_A14	FEC_MDIO
Pri_B15	FEC_TX_EN	Pri_A15	FEC_RX_CLK
Pri_B16	FEC_TX_ER	Pri_A16	FECRX_DV
Pri_B17	FEC_TXD3	Pri_A17	FEC_RXD3
Pri_B18	FEC_TXD2	Pri_A18	FEC_RXD2
Pri_B19	FEC_TXD1	Pri_A19	FEC_RXD1
Pri_B20	FEC_TXD0	Pri_A20	FEC_RXD0
Pri_B21	DSPI2_CS2*	Pri_A21	
Pri_B22	GPIO47	Pri_A22	
Pri_B23	GPIO48	Pri_A23	
Pri_B24		Pri_A24	
Pri_B25	CLK_OUT1	Pri_A25	
Pri_B26	Ground	Pri_A26	Ground
Pri_B27	ADC0_AN7	Pri_A27	ADC0_AN3
Pri_B28	ADC0_AN6	Pri_A28	ADC1_AN0
Pri_B29	ADC0_AN5	Pri_A29	ADC01_AN13
Pri_B30	ADC0_AN4	Pri_A30	ADC01_AN12
Pri_B31	Ground	Pri_A31	Ground
Pri_B32		Pri_A32	
Pri_B33	ETIMER0_ETC3	Pri_A33	ETIMER0_ETC1
Pri_B34	ETIMER0_ETC2	Pri_A34	ETIMER0_ETC0

Pri_B35	GPIO49	Pri_A35	GPIO51
Pri_B36	3.3V Power	Pri_A36	3.3V Power
Pri_B37	FLEXPWM0_B3	Pri_A37	FLEXPWM0_B1
Pri_B38	FLEXPWM0_A3	Pri_A38	FLEXPWM0_A1
Pri_B39	FLEXPWM0_B2	Pri_A39	FLEXPWM0_B0
Pri_B40	FLEXPWM0_A2	Pri_A40	FLEXPWM0_A0
Pri_B41	FLEXCAN1_RXD	Pri_A41	
Pri_B42	FLEXCAN1_TXD	Pri_A42	
Pri_B43		Pri_A43	
Pri_B44	DSPI0_SIN	Pri_A44	
Pri_B45	DSPI0_SOUT	Pri_A45	
Pri_B46	DSPI0_CS0*	Pri_A46	VDDA
Pri_B47	DSPI0_CS1*	Pri_A47	MDO13
Pri_B48	DSPI0_SCK	Pri_A48	MDO12
Pri_B49	Ground	Pri_A49	Ground
Pri_B50		Pri_A50	GPIO60
Pri_B51		Pri_A51	GPIO98
Pri_B52	GPIO50	Pri_A52	GPIO149
Pri_B53		Pri_A53	GPIO128
Pri_B54		Pri_A54	
Pri_B55	DSPI2_SIN	Pri_A55	
Pri_B56	DSPI2_SIN	Pri_A56	
Pri_B57	DSPI2_SOUT	Pri_A57	
Pri_B58	DSPI2_SOUT	Pri_A58	
Pri_B59	EIRQ31*	Pri_A59	
Pri_B60	EIRQ31*	Pri_A60	ETIMER0_ETC5
Pri_B61	IRQ20*	Pri_A61	ETIMER0_ETC4
Pri_B62	NMI*	Pri_A62	
Pri_B63		Pri_A63	RESET_B
Pri_B64		Pri_A64	CLK_OUT0
Pri_B65	Ground	Pri_A65	Ground
Pri_B66		Pri_A66	
Pri_B67		Pri_A67	
Pri_B68		Pri_A68	
Pri_B69		Pri_A69	
Pri_B70		Pri_A70	
Pri_B71		Pri_A71	
Pri_B72	-	Pri_A72	=
Pri_B73		Pri_A73	
Pri_B74		Pri_A74	
Pri_B75		Pri_A75	
Pri_B76		Pri_A76	
Pri_B77		Pri_A77	
Pri_B78		Pri_A78	
Pri_B79		Pri_A79	
Pri_B80		Pri_A80	
Pri_B81	Ground	Pri_A81	Ground
Pri_B82	3.3V Power	Pri_A82	3.3V Power

Table 11: Secondary Edge Connector

Sec B01	5.0V Power	Sec_A01	5.0V Power
Sec_B02	Ground	Sec_A02	Ground
Sec_B03	- Cround	Sec_A03	O. Garia
Sec B04	Elevator Power Sense	Sec_A04	
Sec B05	Ground	Sec_A05	Ground
Sec_B06	Ground	Sec_A06	Ground
Sec_B07	DSPI1 SCK	Sec_A07	
Sec_B08		Sec A08	
Sec_B09	DSPI1 CS0*	Sec A09	GPIO139
Sec_B10	DSPI1_SOUT	Sec_A10	
Sec_B11	DSPI1_SIN	Sec_A11	
		KEY	
Sec_B12		Sec_A12	GPIO140
Sec_B13		Sec_A13	
Sec_B14		Sec_A14	
Sec_B15		Sec_A15	
Sec_B16	GPIO132	Sec_A16	
Sec_B17	GPIO133	Sec_A17	GPIO141
Sec_B18	GPIO134	Sec_A18	GPIO142
Sec_B19		Sec_A19	
Sec_B20		Sec_A20	
Sec_B21		Sec_A21	
Sec_B22		Sec_A22	· .
Sec_B23		Sec_A23	
Sec_B24		Sec_A24	
Sec_B25		Sec_A25	
Sec_B26	Ground	Sec_A26	Ground
Sec_B27		Sec_A27	ADC1_AN3
Sec_B28		Sec_A28	ADC0_AN0
Sec_B29	ADC1_AN5	Sec_A29	ADC23_AN13
Sec_B30	ADC1_AN4	Sec_A30	ADC23_AN12
Sec_B31	Ground	Sec_A31	Ground
Sec_B32		Sec_A32	GPIO144
Sec_B33		Sec_A33	ETIMER1_ETC1
Sec_B34	ETIMER1_ETC2	Sec_A34	ETIMER1_ETC0
Sec_B35	GPIO135	Sec_A35	GPIO52
Sec_B36	3.3V Power	Sec_A36	3.3V Power
Sec_B37	FLEXPWM1_B3	Sec_A37	FLEXPWM1_B1
Sec_B38	FLEXPWM1_A3	Sec_A38	FLEXPWM1_A1
Sec_B39	FLEXPWM1_B2	Sec_A39	FLEXPWM1_B0
Sec_B40	FLEXPWM1_A2	Sec_A40	FLEXPWM1_A0
Sec_B41	CAN0_RXD	Sec_A41	LIN2_RXD
Sec_B42	CAN0_TXD	Sec_A42	LIN2_TXD
Sec_B43	GPIO136	Sec_A43	
Sec_B44		Sec_A44	
Sec_B45		Sec_A45	LIN3_RXD

Sec_B46		Sec_A46	LIN3_TXD
Sec_B47		Sec_A47	MDO15
Sec_B48		Sec_A48	MDO14
Sec_B49	Ground	Sec_A49	Ground
Sec_B50	GPIO137	Sec_A50	
Sec_B51	GPIO138	Sec_A51	
Sec_B52		Sec_A52	
Sec_B53		Sec_A53	
Sec_B54		Sec_A54	
Sec_B55		Sec_A55	
Sec_B56		Sec_A56	
Sec_B57		Sec_A57	
Sec_B58		Sec_A58	
Sec_B59	EIRQ26*	Sec_A59	
Sec_B60	EIRQ26*	Sec_A60	
Sec_B61	EIRQ19*	Sec_A61	
Sec_B62	EIRQ19*	Sec_A62	
Sec_B63		Sec_A63	
Sec_B64		Sec_A64	
Sec_B65	Ground	Sec_A65	Ground
Sec_B66		Sec_A66	
Sec_B67		Sec_A67	
Sec_B68		Sec_A68	
Sec_B69		Sec_A69	
Sec_B70		Sec_A70	
Sec_B71		Sec_A71	
Sec_B72		Sec_A72	
Sec_B73		Sec_A73	
Sec_B74		Sec_A74	
Sec_B75		Sec_A75	
Sec_B76		Sec_A76	
Sec_B77		Sec_A77	
Sec_B78		Sec_A78	
Sec_B79		Sec_A79	
Sec_B80		Sec_A80	
Sec_B81	Ground	Sec_A81	Ground
Sec_B82	3.3V Power	Sec_A82	3.3V Power