SLKS12XDT512UG Rev. 1, 9/2007

APPLICATION MODULE STUDENT LEARNING KIT FEATURING FREESCALE MC9S12XDT512

For use with the following part numbers:

CSM12D with MC9S12XDT512 chipset APS12XDT512SLK PBS12XDT512SLK



CONTENTS

CAUTIONARY NOTES	4
TERMINOLOGY	4
FEATURES	5
REFERENCES	
GETTING STARTED	7
OPERATING MODES	7
RUN MODE	
DEBUG MODE	7
DEVELOPMENT SUPPORT	9
SOFTWARE DEVELOPMENT	_
MEMORY MAP	
BDM_PORT HEADER EXPANDED MODE OPERATION	
POWERPOWER SELECT	
PWR SEL	
RESET SWITCH	
LOW VOLTAGE RESET	
TIMING	
COMMUNICATIONS	
RS-232	
COM CONNECTORMSCAN	
VRH/VRL	
USER I/O	
SWITCHES	
LED'S	
POT PHOTO-SENSOR	
SIGNALS	
ENABLES	
MCU I/O PORT	17

TABLE OF FIGURES

Figure 2: PWR_SEL Option Heade Figure 3: COM_EN Header	ər	10
Figure 4: COM ConnectorFigure 6: Connector J1		13 17
•	TABL	E OF TABLES
Table 2: COM Connections Table 3: ATD Reference Voltage Table 4: User I/O		
F	REVIS	ION HISTORY
Date	Rev	Comments
September 17, 2007	1	Migrated from Doc ID SLK0103UG; updated documentation

CAUTIONARY NOTES

- 1) Electrostatic Discharge (ESD) prevention measures should be used when handling this product. ESD damage is not a warranty repair item.
- 2) Axiom Manufacturing does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under patent rights or the rights of others.
- 3) EMC Information on the APS12XDT512SLK board:
- a) This product as shipped from the factory with associated power supplies and cables, has been verified to meet with requirements of CE and the FCC as a CLASS B product.
- b) This product is designed and intended for use as a development platform for hardware or software in an educational or professional laboratory.
- c) In a domestic environment, this product may cause radio interference in which case the user may be required to take adequate prevention measures.
- d) Attaching additional wiring to this product or modifying the products operation from the factory default as shipped may effect its performance and cause interference with nearby electronic equipment. If such interference is detected, suitable mitigating measures should be taken.

Terminology

This development module uses option select jumpers to configure default board operation. Terminology for application of the option jumpers is as follows:

Jumper – a plastic shunt that connects 2 terminals electrically

Jumper on, in, or installed - jumper is installed such that 2 pins are connected together

Jumper off, out, or idle - jumper is installed on 1 pin only. It is recommended that jumpers be idled by installing on 1 pin so they will not be lost.

FEATURES

The APS12XDT512SLK is an educational development module supporting the Freescale MC9S12XDT512 microcontroller (MCU). Application module SLK's include components for out-of-box operation and are preprogrammed with a serial monitor to make application development quick and easy. A background DEBUG port is provided for development tool use and is compatible with HCS12 BDM interface cables and software. The 60-pin connector allows the APS12XDT512SLK module to be connected to an expanded evaluation environment such as the Microcontroller Project Board Student Learning Kit (PBMCUSLK) or user's custom PCB.

Features:


- MC9S12XDT512 MCU, 80 LQFP (-100)
- X-GATE Co-Processor
- 512 KB Flash EEPROM
- 4KB EEPROM
- 20 KB SRAM
- 8-ch, 10-bit, ATD w/ external trigger
- 8-bit Enhanced Capture Timer with IC, OC, and Pulse Accumulate capabilities
- 7-ch, 8-bit PWM
- 9 KBI inputs
- 56 GPIO
- 3 CAN Channels
- CAN 2.0 A/B PHY w/ 3-pos header
- 2 SCI Channels
- RS-232 transceiver w/ 2 DB9 connectors
- 2 SPI Channels
- 1 IIC Channel
- 4 MHz Clock Oscillator
- Low Voltage Reset Supervisor
- Power Input Selection Header
- On-board 5V regulator

- Power Input from MCU I/O Connector
- Power Output from MCU I/O Connector
- User Components Provided
- 1 DIP Switch, 4-pos
- 3 Push Button Switches: 2 User, RESET
- 5 LED Indicators: 4 User, +5V
- Jumpers
- USER_EN
- PWR_SEL
- COM EN
- Connectors
- 1 60-pos pin-header providing access to MCU IO signals
- 2.0mm barrel connector power input
- 6-pin BDM interface connector
- 3-pos CAN connector
- DB9 COM connectors

Specifications:

Module Size 3.5" x 2.5"

Power Input: +9V typical, +6V to +20V



Freescale Semiconductor

User Guide

SLKS12XDT512UG Rev. 1, 9/2007

References

The latest product information, updates and reference documents can be found at www.freescale.com and/or www.axman.com

SLKS12XDT512UG.pdf APS12XDT512SLKSCHEM.pdf 9S12XDT512_ZIP.zip APS12XDT512SLK User Guide (this document)

APS12XDT512SLK Schematic MC9S12XDT512 Device User Guide

The following reference documents are available online for using the application module in conjunction with the Freescale Microcontroller Project Board Student Learning Kit:

PBS12XDT512PG.pdf Quick Reference Guide for module use with

Microcontroller Project Board (PBMCUSLK)

PBS12XDT512_DEMO.zip CodeWarrior Project to support PBS12XDT512PG



GETTING STARTED

Please refer to the Quick Start Users Guide to quickly get started using the application module with the microcontroller project board (PBMCUSLK).

OPERATING MODES

The APS12XDT512SLK board operates in two operating modes: Run Mode, or Debug Mode. Run Mode allows user application code to execute from Power-On or Reset. Debug Mode supports the development and debug of application code. See the related sections below for quickly starting the board in the desired operation mode.

RUN MODE

Run mode allows user application to execute when power is applied to the board. Use the following settings to configure the APS12XDT512SLK board for RUN Mode to get started quickly.

- 1. Connect a COM port serial communication cable between the board and host PC if needed for the application. Launch supporting host communication software as needed.
- 2. Connect auxiliary equipment to board as required by application.
- 3. Apply power to the board.
- 4. The programmed application should begin to execute.

DEBUG MODE

Debug Mode supports application development and debug. Debug mode is available to the user through integrated USB-BDM on the PBMCUSLK or an external HC(S)12 BDM cable. Refer to the PBMCUSLK User Guide for details on using the integrated USB-BDM.

A 6-pin BDM interface header (BDM_PORT) supports the use of an external HC(S)12 BDM cable. The steps below describe using an <u>external</u> HC(S)12 BDM cable to access DEBUG mode.

- 1. Install and launch the latest CodeWarrior Development Studio.
- Configure Application specific components. Set jumpers, connect auxiliary equipment to the module, connect COM port, and launch supporting host communication software, as needed by the application.
- 3. Connect the HC(S)12 BDM cable to the BDM_PORT header.
- 4. Connect the supplied USB cable between an available USB port on the host PC and the

USB connector on the board.

- 5. Verify that your CodeWarrior debug target is "P&E MultiLink/Cyclone" (or as required by your hardware selection).
- 6. Compile project and execute debugger in CodeWarrior. The development software will establish the DEBUG communication.

NOTE

Upon hardware RESET, the device will default to RUN mode. You will need to do parts of the above steps to get the hardware back in to DEBUG mode.

DEVELOPMENT SUPPORT

SOFTWARE DEVELOPMENT

Software development will require the use of an HC(S)12 assembler or compiler and a host PC operating a debug interface. The assembler should also support the HC(S)12 X-Gate command set if attempting application development using this feature available on the MC9S12XDT512. Supplied with this board is the CodeWarrior Development Studio along with the Axiom IDE for Windows for debugging and flash programming.

MEMORY MAP

The APS12XDT512SLK is designed to support the MC9S12D family of MCU's specifically the MC9S12XDT512. This section shows the default memory map for both MCU's immediately out of reset. Refer to the Device User Guide for the specific MCU installed for further details.

Table 1: XDT512 Memory Map

			T
0x0000 -	Registers	2 K	
0x07FF		bytes	
0x0800 -	Paged EEPROM	4K	4 – 1Kb pages
0x0BFF		bytes	
0x0C00 -	Fixed EEPROM	1K	
0x0FFF		bytes	
0x1000 -	Paged RAM	20 KB	5 – 4Kb pages
0x1FFF	_		
0x2000 -	Fixed RAM	8K	
0x3FFF		bytes	
0x4000 -	FIXED FLASH	16 KB	1K, 2K, 4K, 8K
0x7FFF			Protected Boot Sector
0x8000 -	Paged FLASH	512K	32 – 16Kb pages
0xBFFF		bytes	
0xC000 -	FIXED FLASH	16 KB	2K, 4K, 8K, 16K
0xFEFF			Protected Boot Sector
0xFF00 -	Vectors	255	
0xFFFF		bits	

BDM_PORT Header

A 6-pin BDM port header allows connection of a HC(S)12 compatible BDM cable for application development. Refer to the BDM cable documentation for details on use of the BDM cable with this module.

Figure 1: BDM PORT

MODC/BKGD	1	2	GND	See the HC12 Reference Manual for
	3	4	RESET*	complete DEBUG documentation
	5	6	VDD	

Expanded Mode Operation

For the APS12XDT512SLK module, expanded mode operation is NOT supported or available to the user. The data bus is not bonded out from the MCU. Operational modes include only single-chip mode.

Please refer to the APS12DT256SLK for a expanded mode operation capable device.

By default, the MC9S12XDT512 MCU's are configured for single-chip operation.

POWER

The APS12XDT512SLK is designed to be used with and powered from the PBMCUSLK. The APS12XDT512SLK will source power from the PBMCUSLK through connector J1. The module may also be used as a stand-alone platform. As a stand-alone platform, the module may be powered through the 2.1mm barrel connector and on-board regulator or through connector J1. The module may also be configured to provide power to external circuitry connected to J1. When powering external circuitry, do not exceed the maximum output current limit of the on-board regulator.

The on-board voltage regulator (VR1) accepts power input through a 2.1mm barrel connector (PWR). Input voltage may range from +7V to +18V. The voltage regulator (VR1) provides a +5V fixed output voltage with current output limited to 250mA. Over-temperature and over-current limit built into the voltage regulator provides protection from excessive stresses. Do not exceed the maximum output current limit of VR1 when attempting to power off-board circuitry through connector J1.


POWER SELECT

Power may be applied to the board through a 2.0mm barrel connector, or through connector J1. Optionally, power may be routed through connector J1 to supply external circuitry. Power selection is achieved by using a 4-pos selection header. When attached to the PBMCUSLK, power is provide by the project board through connector J1.

Use caution when configuring this selection header. Applying power to the module through the on-board regulator and connector J1 at the same time may cause damage to the module.

PWR_SEL

Figure 2: PWR_SEL Option Header



NOTE: Exercise caution when configuring this selection header. Improper configuration may damage the module.

RESET Switch

The RESET switch provides a method to apply an asynchronous RESET to the MCU. The RESET switch is connected directly to the RESET* input on the MCU. Pressing the RESET switch applies a low voltage level to the RESET* input. Pressing the reset switch causes the reset supervisor at LV1 to assert RESET for 150 ms. A pull-up bias resistor allows normal MCU operation. Shunt capacitance ensures an adequate input pulse width.

Low Voltage RESET

A DS1813, low-voltage supervisor at LV1 protects the APS12XDT512SLK under-voltage conditions. LV1 will assert RESET when the 5V rail falls below the trip point of 4.62V. LV1 will assert RESET for approximately 150ms after voltage returns to nominal.

TIMING

Timing input to the MCU is provided by a 4 MHz, fundamental frequency, crystal oscillator. The oscillator exhibits a frequency tolerance of ±30ppm. The timing input is configured for full-swing Pierce mode operation in both MCU configurations.

The XCLKS output is routed to test point VIA located near the MCU. The internal clock ECLKX2 is available at this via if needed. The user can also use the XCLKS through-hole via to configure the 9S12XDT512 for low-power Pierce mode timing input. Refer to the 9S12XDT512 Device User Guide for details.

COMMUNICATIONS

The APS12XDT512SLK module provides the user with 1 COM port and 1 CAN port on the module. COM1 is links to SCI0 on the MCU. The RS-232 channel is configured as a DCE device. This allows a straight through cable between the module and the host PC.

Also, the MCU provides 2 additional CAN ports, 2 SPI ports, and 1IIC port. Access to these communications ports is provided through connector J1. Physical layer support is not provide for these feature and must be provided by the user in needed. Refer to the MCU Device User Guide for details

RS-232

An RS-232 translator provides RS-232 to TTL/CMOS logic level translation on the COM connector. The COM connector is a 9-pin Dsub, right-angle connector. A ferrite bead on shield ground provides conducted immunity protection. Communication signals TXD and RXD are routed from the transceiver to the MCU. Communications signals TXD and RXD also connect to general purpose Port S signals on the MCU.

Table 2: COM Connections

MCU Port	COM Signal	I/O PORT CONNECTOR
PS1/TXD0	TXD0	J1-5
PS0/RXD0	RXD1	J1-7
PS3/TXD1	TXD1	J1-40
PS2/RSXD1	RXD1	J1-38

Communications signals Tx/Rx route to connector J1 for use off-module if desired. When using these signal to drive off-module RS-232 devices or when attempting alternate communications protocols such at IrDA or LIN, the user should disconnect the on-board RS-232 transceiver. The COM_EN header block allows the user to selectively disable each of the 4 communications signals.

Figure 3: COM_EN Header


	1	2	TX
	3	4	RX
C	ON	1 E	N

Enable/Disable TX to transceiver Enable/Disable RX to transceiver

COM Connector

A standard 9-pin Dsub connectors provide external connection for COM1. The Dsub shell is connected to board ground through a ferrite bead. The ferrite bead provides noise isolation on the RS-232 connection. The figure below details the DB9 connector.

Figure 4: COM Connector



Female DB9 connector that interfaces to the MCU internal SCI0 serial port via the RS232 transceiver. It provides simple 2 wire asynchronous serial communications without flow control. Flow control is provided at test points on the board. A straight-through cable is used to connect the module to a DTE device such as a host PC.

Pins 1, 4, and 6 are connected together. Pins 7 and 8 are connected together.

MSCAN

The APS12XDT512SLK provides one PCA82C250 high-speed CAN physical interface. A 3-pin connector provides connectivity to the off-board CAN bus. The CAN PHY connects to the CAN0 channel on the MCU. The PHY supports data rates up to 1 Mbps with slew-rate control. The figure below shows the pin-out of the CAN_PORT connector.

Figure 5: CAN_PORT Connector

1 CAN_H 2 GND 3 CAN_L The CAN PHY connects to the CAN0 channel in the MCU

Also, the MCU provides support for additional CAN channels. All CAN channels supported are routed to the connector J1 for use if needed. Consult the Device User Guide for the installed MCU for further details.

VRH/VRL

MCU inputs VRH and VRL provide the upper and lower voltage reference for the analog to digital (ATD) converter. By default, VRH is tied to VDD and VRL is tied to ground. Adequate filtering has been added to provide a voltage reference with minimal ripple. Either, or both, references may be isolated to provide alternate ATD input references. A test point via on each signal, labeled VRH, or VRL, provides an easy way to attach an alternate reference voltage.

A 0-ohm configuration resistor allows isolation of each reference voltage. Removing R10 isolates VRH while removing R12 isolates VRL. Install a suitably sized 0-ohm resistors in these locations to restore the board to its default configuration.

Care must be exercised when using alternate input references. The associated configuration resistor must be removed before applying an alternate voltage reference or the board may be damaged. Also, no input protection is provided; incorrect configuration will damage the MCU. The table below summarizes the changes necessary to use alternate VRH and/or VRL.

Table 3: ATD Reference Voltage

	Installed (Default)	Removed
R4	VRH = VDD	VRH provided by user
R5	VRL = GND	VRL provided by user

NOTE: Damage to the board may result if an alternate reference voltage is attached without first removing the associated configuration resistor.

USER I/O

User I/O includes 2 push button switches, one 4-position DIP switch, 4 green LEDs, a potentiometer, and a photo-sensor. The sections below provide details on each User I/O. The User option header block enables or disables each User I/O individually.

Switches

The APS12XDT512SLK target board provides 2 push button switches and one 4-position DIP switch for user input. Each push button switch is an active low input with a pull-up resistor bias to prevent indeterminate input conditions. Pressing a push-button switch causes a low logic input on the associated input.

Each DIP switch position is an active low input. Use of the DIP switches requires enabling the associated PORTB pull-ups internal to the MCU prevent indeterminate input conditions. Moving a DIP switch position to ON causes a low logic level on the associated input. Table 4 shows the associated connection signal for each switch. Table 5 shows the associated USER enable position to enable each switch.

LED's

The APS12XDT512SLK target board provides 4 green LEDs for output indication. Each LED is an active low output. A current-limit resistor prevents excessive diode current. Writing a low logic level to an LED output causes the associated LED to turn on. Table 4 shows the associated connection signal for each LED. Table 5 shows the associated USER enable position to enable each LED.

POT

A single-turn, 3/8 inch, 5K ohm trimmer potentiometer (POT) has been provided as user, analog input. The part is decoupled to minimize noise during adjustment. The POT connects to analog input PAD05/AN05 on the MCU. Table 4 shows the associated connection signal for the POT. Table 5 shows the associated USER enable position to enable the POT.

Photo-Sensor

A 4mm photocell light sensor exhibiting 23K – 33K ohms of output resistance has been provided. Output resistance is inversely related to incident light intensity. A gain stage (U5) amplifies the sensor output before connecting to the MCU. The SENSOR connects to analog input PAD04/AN04 on the MCU. Table 4 shows the associated signal connection for the sensor. Table 5 shows the associated USER enable position to enable the sensor.

Signals

The following table shows the connections for each user I/O device.

Table 4: User I/O

USER	Ref Des	Signal	Device
1	SW1	PP0/KWP0/PWM0/MISO1	Push Button Switch
2	SW2	PP1/KWP1/PWM1/MOSI1	Push Button Switch
3	SW3-1	PB0/ADDR0/DATA0	4-pos DIP Switch
4	SW3-2	PB1/ADDR1/DATA1	4-pos DIP Switch
5	SW3-3	PB2ADDR2/DATA2	4-pos DIP Switch
6	SW3-4	PB3/ADDR3/DATA3	4-pos DIP Switch
7	LED1	PB4/ADDR4/DATA4	Green LED
8	LED2	PB5/ADDR5/DATA5	Green LED
9	LED3	PB6/ADDR6/DATA6	Green LED
10	LED4	PB7/ADDR7/DATA7	Green LED
11	RV1	PAD05/AN05	Potentiometer
12	RZ1	PAD04/AN04	Light Sensor

Enables

The User option header block enables or disables each User I/O device individually. User I/O includes 4 green LEDs, 2 push button switches, one 4-position DIP switch, a Light Sensor, and a potentiometer. Installing a shunt enables the associated option. Removing a shunt disables the associated option. The table below shows the configuration option for each USER I/O.

Table 5: USER Option Header

			Shunt]
	USI	ΞR	Installed	Removed	Description
SW1	1	2	Enable	Disable	Push Button Switch 1
SW2	3	4	Enable	Disable	Push Button Switch 2
SW3-1	5	6	Enable	Disable	DIP Switch Position 1
SW3-2	7	8	Enable	Disable	DIP Switch Position 2
SW3-3	9	10	Enable	Disable	DIP Switch Position 3
SW3-4	11	12	Enable	Disable	DIP Switch Position 4
LED1	13	14	Enable	Disable	LED 1
LED2	15	16	Enable	Disable	LED 2
LED3	17	18	Enable	Disable	LED 3
LED4	19	20	Enable	Disable	LED 4
RV1	21	22	Enable	Disable	Potentiometer
RZ1	23	24	Enable	Disable	Light Sensor

MCU I/O PORT

Connector J1 provides access to the MC9S12XDT512 I/O signals. The figures below show the pin-out for the MCU I/O connector. Only signal XCLS is not available at connector J1.

Figure 5: Connector J1

		1
V_{AUX}		PE1/IRQ*
GND		RESET*
PS1/TXD0		MODC/BKGD
PS0/RXD0	7 8	PP7/KWP7/PWM7/SCK2
PP0/KWP0/PWM0/MISO1	9 10	PAD07/AN07
PP1/KWP1/PWM1/MOSI1	11 12	PAD06/AN06
PT0/IOC0	13 14	PAD05/AN05
PT1/IOC1	15 16	PAD04/AN04
PM4/RXCAN2/RXCAN0/RXCAN4/MOSI0	17 18	PAD00/AN00
PM2/RXCAN1/RXCAN0/MISO0	19 20	PAD01/AN01
PM5/TXCN2/TXCAN0/TXCAN4/SCK0	21 22	PAD02/AN02
PM3/TXCAN1/TXCAN0/SS0*	23 24	PAD03/AN03
PA7	25 26	PJ7/KWJ7/TXCAN4/SCL0
PA6	27 28	PJ6/KWJ6/RXCAN4/SDA0
PA5	29 30	PP2/KPP2/PWM2/SCK1
PA4	31 32	PP3/KWP3/PWM3/SS1*
PA3	33 34	PP4/KWP4/PWM4/MISO2
PA2	35 36	PP5/KWP5/PWM5/MOSI2
PA1	37 38	PS2/RXD1
PA0	39 40	PS3/TXD1
PB7	41 42	PE0/XIRQ*
PB6	43 44	PE2
PB5	45 46	PE3
PB4	47 48	PE4
PB3	49 50	PT2/IOC2
PB2	51 52	PT3/IOC3
PB1	53 54	PT4/IOC4
PB0	55 56	PT5/IOC5
PM1/TXCAN0	57 58	PT6/IOC6
PM0/RXCAN0	59 60	PT7/IOC7
		_

How to Reach Us:

Home Page:

www.freescale.com

E-mail:

support@freescale.com

USA/Europe or Locations Not Listed:

Freescale Semiconductor Technical Information Center, CH370 1300 N. Alma School Road Chandler, Arizona 85224 +1-800-521-6274 or +1-480-768-2130 support@freescale.com

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) support@freescale.com

Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064, Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor Hong Kong Ltd.
Technical Information Center
2 Dai King Street
Tai Po Industrial Estate
Tai Po, N.T., Hong Kong
+800 2666 8080
support.asia@freescale.com

For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center P.O. Box 5405 Denver, Colorado 80217 1-800-441-2447 or 303-675-2140 Fax: 303-675-2150

LDCForFreescaleSeminconductor@hibbertgroup.com

Design and/or Manufacturing services for this product provided by:

Axiom Manufacturing 2813 Industrial Lane Garland, Tx. 75041 Phone: 972-926-9303 Web: www.axman.com Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale $^{\text{TM}}$ and the Freescale logo are trademarks of Freescale Semiconductor, Inc.

All other product or service names are the property of their respective owners.

© Freescale Semiconductor, Inc. 2006. All rights reserved.

